2014
DOI: 10.1007/978-3-319-07881-6_24
|View full text |Cite
|
Sign up to set email alerts
|

Formalization of fUML: An Application to Process Verification

Abstract: Abstract. Much research work has been done on formalizing UML Activity Diagrams for process modeling to verify different kinds of soundness properties (deadlock, unreachable activities and so on) on process models. However, these works focus mainly on the control-flow aspects of the process and have done some assumptions on the precise execution semantics defined in natural language in the UML specification. In this paper, we define a first-order logic formalization of fUML (Foundational Subset of Executable U… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
22
0

Year Published

2014
2014
2017
2017

Publication Types

Select...
3
2
1

Relationship

3
3

Authors

Journals

citations
Cited by 11 publications
(22 citation statements)
references
References 12 publications
0
22
0
Order By: Relevance
“…For the formal model describing an SPM, we rely on the formalization in [22] as foundation, in which we consider the four above-cited aspects i.e. control-flow, data-flow, resource, and time.…”
Section: Formalizationmentioning
confidence: 99%
See 2 more Smart Citations
“…For the formal model describing an SPM, we rely on the formalization in [22] as foundation, in which we consider the four above-cited aspects i.e. control-flow, data-flow, resource, and time.…”
Section: Formalizationmentioning
confidence: 99%
“…3) We rely on formal verification techniques to check whether a constraint is verified or not on a process model. On top of our formalization [22], we build a graphical tool that takes as input an UML AD along with some constraints, and uses Alloy Analyzer tool as a constraint solver [20]. Our contribution benefits both project managers and process modelers.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…In a previous work, we proposed a first-order formalization of fUML for process verification [21]. We have formally reduced the representation of a software process to a vertex-labeled graph.…”
Section: Formal Verification Of Software Processesmentioning
confidence: 99%
“…Using our formalization [21], the next step is to choose an implementation language. Alloy [1] was chosen for this purpose.…”
Section: Alloy: a Language And Tool For Relational Modelsmentioning
confidence: 99%