2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES) 2016
DOI: 10.1109/icpeices.2016.7853177
|View full text |Cite
|
Sign up to set email alerts
|

FPGA based SHEPWM switching scheme for single phase cascaded H-bridge multi-level inverter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…Therefore, any changes to a new digital processor, demand a huge revision in the programming codes which indirectly increases the design phase duration and cost. In contrast, the digital hardware-based FPGA provides effective alternative solutions than its counterparts such as reconfigurable and reprogramming, parallel hardware execution, higher processing speed for complex computation algorithm, effortless software portability/re-usability and large number of I/O pins [1,12,25,[28][29]. The reconfigurable and reprogramming capability of the FPGA shorten the design phase duration and enables rapid prototyping.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore, any changes to a new digital processor, demand a huge revision in the programming codes which indirectly increases the design phase duration and cost. In contrast, the digital hardware-based FPGA provides effective alternative solutions than its counterparts such as reconfigurable and reprogramming, parallel hardware execution, higher processing speed for complex computation algorithm, effortless software portability/re-usability and large number of I/O pins [1,12,25,[28][29]. The reconfigurable and reprogramming capability of the FPGA shorten the design phase duration and enables rapid prototyping.…”
Section: Introductionmentioning
confidence: 99%