2013
DOI: 10.1155/2013/713293
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Control Implementation of a Grid-Connected Current-Controlled Voltage-Source Inverter

Abstract: The full control system of a grid-connected current-controlled voltage-source inverter (CC-VSI) has been designed and implemented on a field-programmable gate array (FPGA). Various control functions and implementation methods are described and discussed. The practical viability of the system is evaluated in an experimental setup, where a VSI supplies 30 kW into the local grid at 400 V. A phase-locked loop (PLL) is used for grid phase tracking and evaluated for simulated abnormal grid conditions. Power factor i… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2014
2014
2018
2018

Publication Types

Select...
5
1

Relationship

2
4

Authors

Journals

citations
Cited by 14 publications
(4 citation statements)
references
References 25 publications
0
4
0
Order By: Relevance
“…The full field‐programmable gate array – real‐time (FPGA‐RT) control implementation for a grid‐connected VSI is described in [19]. The automatic tap change procedure described in Fig.…”
Section: Methodsmentioning
confidence: 99%
“…The full field‐programmable gate array – real‐time (FPGA‐RT) control implementation for a grid‐connected VSI is described in [19]. The automatic tap change procedure described in Fig.…”
Section: Methodsmentioning
confidence: 99%
“…In particular the 3-D SVPWM algorithm requires a coordinate transformation for the formulation in the αβγ frame, hence it has higher computational cost [23]. In addition both of the abc to dq0 transforms make use of a phase angle supplied by a PLL which tracks the grid phase as shown in Fig.5 (a) and this PLL introduces a further delay [24] in the response for SST2. In comparison SST1 displays a fast startup and transient response with lower overshoot.…”
Section: ) Efficiency Comparisonmentioning
confidence: 99%
“…The RTL level verification and implementation are done using the synthesise tool Xilinx ISE 13.2. Then the designed architecture is configured to the Spartan-6 FPGA (XC6SLX45) device [25][26][27]. The functionality of each block in the architecture is simulated thoroughly using the Modelsim software.…”
Section: Simulation Studymentioning
confidence: 99%