2023
DOI: 10.1007/s41635-022-00130-y
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Design Deobfuscation by Iterative LUT Modification at Bitstream Level

Abstract: Hardware obfuscation is a well-known countermeasure against reverse engineering. For FPGA designs, obfuscation can be implemented with a small overhead by using underutilised logic cells; however, its effectiveness depends on the stealthiness of the added redundancy. In this paper, we show that it is possible to deobfuscate an SRAM FPGA design by ensuring the full controllability of each instantiated look-up table input via iterative bitstream modification. The presented algorithm works directly on bitstream a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
1
1
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 61 publications
0
1
0
Order By: Relevance
“…In 2023, M. Moraitis and E. Dubrova [102] presented a general de-obfuscation method based on bitstream modification that can bypass stealthy opaque predicates. There, each instantiated LUT input is iteratively stuck to a constant value and the output of the circuit is performed.…”
Section: ) Opaque Predicatesmentioning
confidence: 99%
“…In 2023, M. Moraitis and E. Dubrova [102] presented a general de-obfuscation method based on bitstream modification that can bypass stealthy opaque predicates. There, each instantiated LUT input is iteratively stuck to a constant value and the output of the circuit is performed.…”
Section: ) Opaque Predicatesmentioning
confidence: 99%