2018 International Conference and Exposition on Electrical and Power Engineering (EPE) 2018
DOI: 10.1109/icepe.2018.8559886
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Implementation of BLDC Motor Driver with Hall Sensor Feedback

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 6 publications
0
1
0
Order By: Relevance
“…Additionally, demanding applications are often handled by modern digital signal processors, which are a convenient way to run a variety of advanced algorithms [25][26][27]. The most sophisticated implementations (e.g., BLDC neural speed controllers) are often executed with the use of parallel computing ensured by field-programable gate array (FPGA) modules [28][29][30]. However, in terms of testing and developing rapid-prototyping systems, FPGAs are widely used as well [31].…”
Section: Introductionmentioning
confidence: 99%
“…Additionally, demanding applications are often handled by modern digital signal processors, which are a convenient way to run a variety of advanced algorithms [25][26][27]. The most sophisticated implementations (e.g., BLDC neural speed controllers) are often executed with the use of parallel computing ensured by field-programable gate array (FPGA) modules [28][29][30]. However, in terms of testing and developing rapid-prototyping systems, FPGAs are widely used as well [31].…”
Section: Introductionmentioning
confidence: 99%