2015 9th International Conference on Sensing Technology (ICST) 2015
DOI: 10.1109/icsenst.2015.7438503
|View full text |Cite
|
Sign up to set email alerts
|

Frame-by-frame speech recognition as hardware decoding on FPGA devices

Abstract: This paper proposes frame-by-frame speech recognition as a hardware decoder on Field Programmable Gate Arrays (FPGAs). As a first step for FPGA implementation, Voice Activity Detection (VAD) using second order autocorrelation and a speech recognition decoder using formant frequency distances were evaluated. The hardware decoding was then implemented on an FPGA emulator. The VAD and decoder were demonstrated to be effective, and hence could be suitable for implementation on FPGA devices.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
references
References 8 publications
0
0
0
Order By: Relevance