Frequency and power limitations of Class-D transistor amplifiers

Chudobiak, W.J.; Page, D. F.

doi:10.1109/jssc.1969.1049950

Cited by 74 publications

(10 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The computed amplitudes of output current I O and the power P O are a little bit larger then those obtained by (8,9). Conduction losses may be estimated using the value of I O obtained by simulation and formula (11). On the contrary, switching losses caused by charging and discharging output capacitances of both power transistors are obtained exactly…”

Section: Second Stage -Simulation On Idealized Switch Levelmentioning

confidence: 85%

“…3); transistors T 1 , T 2 operating in non-ZVS and ZCS mode are driven alternatively by a periodic input signal [11], [25]. The output circuit is a selective series-resonant circuit with the resonant frequency equal to the input-signal frequency.…”

Section: A Properties Of the Considered Amplifiermentioning

confidence: 99%

“…Switching losses result from charging and discharging output capacitances of T 1 , T 2 [25], and can also be generated by cross-conduction current pulses in T 1 , T 2 (if gate driving voltage waveforms v GS1 , v GS2 overlap [11], [25]) The overlapping gate voltages can be caused by the Miller's effect or by a high rate of rise of drainsource voltage (in the class D amplifiers with MOSFETs) [21], [25]. Switching losses resulting from cross-conduction current are high and can destroy power transistors.…”

Section: A Properties Of the Considered Amplifiermentioning

confidence: 99%

See 2 more Smart Citations

Computer-Aided Multi-Layer Design of Switch-Mode Power Circuits

Wojciechowski¹,

Modzelewski²,

Ogrodzki³

et al. 2010

International Journal of Electronics and Telecommunications

View full text Add to dashboard Cite

Computer-Aided Multi-Layer Design of Switch-Mode Power CircuitsSwitch-mode circuits are used as power processors, e.g. DC/DC converters, synchronous rectifiers, high-frequency resonant power amplifiers. Their efficient computer-aided design is a technical problem only partly resolved so far. This paper presents a multi-layer CAD methodology for switch-mode power circuits. It discusses several levels of modeling of switching devices. First rough design verification is feasible using ideal switch models. It gives a satisfactory first-cut design. Then full models and general-purpose tools provide more exact verification of the design. At this exact step the design procedure makes use of interactive improvement followed by automatic optimization of some quality based objective functions. The proposed methodology is shown to be especially useful for high power class-D voltage-switching resonant amplifiers, where the so far used experimental optimization is extremely cost consuming.

show abstract

Section: Second Stage -Simulation On Idealized Switch Levelmentioning

confidence: 85%

Section: A Properties Of the Considered Amplifiermentioning

confidence: 99%

Section: A Properties Of the Considered Amplifiermentioning

confidence: 99%

See 1 more Smart Citation

Computer-Aided Multi-Layer Design of Switch-Mode Power Circuits

Wojciechowski¹,

Modzelewski²,

Ogrodzki³

et al. 2010

International Journal of Electronics and Telecommunications

View full text Add to dashboard Cite

show abstract

“…At high frequencies, the power loss during switching transitions contributes substantially to the total power loss [25]. In order to increase the efficiency of the class-D PA, a technique based on the use of a dead-time between the switching of the low-side and high-side switches can be used [21].…”

Section: Programmable Delay Line For Dead-time Adjustmentmentioning

confidence: 99%

A High-Power CMOS Class-D Amplifier for Inductive-Link Medical Transmitters

Valente

Eder

Donaldson

et al. 2015

IEEE Trans. Power Electron.

View full text Add to dashboard Cite

Powering of medical implants by inductive coupling is an effective technique, which avoids the use of bulky implanted batteries or transcutaneous wires. On the external unit side, class-D and class-E power amplifiers (PAs) are conventionally used, thanks to their high efficiency at high frequencies. The initial specifications driving this study require the use of multiple independent stimulators, which imposes serious constraints on the area and functionality of the external unit. An integrated circuit class-D PA has been designed to provide both small area and enhanced functionality, the latter achieved by the addition of an on-chip (PLL) a dead-time generator and a phase detector. The PA was designed in a 0.18-μm CMOS high-voltage process technology and occupies an area of 9.86 mm 2 . It works at frequencies up to 14 MHz and 30-V supply and efficiencies higher than 80% are obtained at 14 MHz. The PA is intended for a closed-loop transmitter system that optimizes power delivery to medical implants.

show abstract

“…T HE efficiency of Class D voltage-switching inverters [1], [2] is low at high frequencies due to switching losses [3], [4]. To reduce switching losses, zero-voltage switching (ZVS), or soft-switching, techniques have been applied [5]- [9].…”

Section: Introductionmentioning

confidence: 99%

ZVS class D series resonant inverter-discrete-time state-space simulation and experimental results

Czarkowski¹,

Kazmierczuk

1998

IEEE Trans. Circuits Syst. I

View full text Add to dashboard Cite

A numerical analysis of a Class D zero-voltage switching (ZVS) inverter in the time domain is presented along with experimental results. A discrete-time state-space approach is used for simulation. The state-space description and simulation results provide a fast insight into the physical operation of the converter. The algorithm is fast, easy to implement, and suitable for systems with high spikes in the waveforms and variable inputs. The analysis shows that switching losses can be reduced by using a dead time in the transistor drive voltages and adding a single capacitor in parallel with one of the transistors. ZVS can be achieved above the resonant frequency and in a limited range of the load resistance. The numerical results are in good agreement with the experimental ones.

show abstract

Frequency and power limitations of Class-D transistor amplifiers

Cited by 74 publications

References 7 publications

Computer-Aided Multi-Layer Design of Switch-Mode Power Circuits

Computer-Aided Multi-Layer Design of Switch-Mode Power Circuits

A High-Power CMOS Class-D Amplifier for Inductive-Link Medical Transmitters

ZVS class D series resonant inverter-discrete-time state-space simulation and experimental results

Contact Info

Product

Resources

About