2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium 2012
DOI: 10.1109/rtas.2012.25
|View full text |Cite
|
Sign up to set email alerts
|

From Verification to Implementation: A Model Translation Tool and a Pacemaker Case Study

Abstract: Model-Driven Design (MDD) of cyber-physical systems advocates for design procedures that start with formal modeling of the real-time system, followed by the model's verification at an early stage. The verified model must then be translated to a more detailed model for simulation-based testing and finally translated into executable code in a physical implementation. As later stages build on the same core model, it is essential that models used earlier in the pipeline are valid approximations of the more detaile… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
41
0

Year Published

2012
2012
2020
2020

Publication Types

Select...
4
4
1

Relationship

2
7

Authors

Journals

citations
Cited by 52 publications
(41 citation statements)
references
References 14 publications
0
41
0
Order By: Relevance
“…to build models with costs and probabilities for quantitative analysis of the efficacy of pacemaker algorithms; development of patient-specific algorithms). In particular, the verified pacemaker model can be automatically translated into Stateflow charts in Simulink for test generation and code generation [11].…”
Section: Introductionmentioning
confidence: 99%
“…to build models with costs and probabilities for quantitative analysis of the efficacy of pacemaker algorithms; development of patient-specific algorithms). In particular, the verified pacemaker model can be automatically translated into Stateflow charts in Simulink for test generation and code generation [11].…”
Section: Introductionmentioning
confidence: 99%
“…In PAT [7] based verification technique, they covered most advanced features of Stateflow, while with limited support of event interrupt dispatch mechanism and time operation support. Besides, there is also some nice work translating Uppaal timed automata to Simulink Stateflow for simulation and code generation [20], [21]. Since the semantics of timed automata is simpler than that of Stateflow, the translation procedure is different from our setting, because we need to deal with the priority, event stack, transitional action etc of Stateflow during our reverse transformation.…”
Section: Related Workmentioning
confidence: 99%
“…A number of techniques for discretization have been developed in the literature, such as [13,15]. Our UPPAAL model satisfies the conditions put forth in [22], which guarantee that whenever a transition is enabled during an execution, it can occur at an integer-valued time instance. Thus, the model can be faithfully simulated in discrete time.…”
Section: Related Workmentioning
confidence: 99%