2006
DOI: 10.1109/ted.2006.870517
|View full text |Cite
|
Sign up to set email alerts
|

From wafer-level gate-oxide reliability towards ESD failures in advanced CMOS technologies

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
1
0

Year Published

2007
2007
2016
2016

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 14 publications
(2 citation statements)
references
References 7 publications
1
1
0
Order By: Relevance
“…It can be observed that after pre-stress the shape parameter of the t BD distributions is reduced and t 63% , the time for which 63% of the samples have failed is shifted to a lower value. Similar results have been obtained in [7] on a 1.5 nm thick layer with a 1.2 µm 2 stress area and a much smaller pulse amplitude and in [8] on a 2.8 nm gate oxide with a 10 µm 2 area. Using eq.…”
Section: B Effect Of Voltage Pulses On the Sion Layersupporting
confidence: 88%
“…It can be observed that after pre-stress the shape parameter of the t BD distributions is reduced and t 63% , the time for which 63% of the samples have failed is shifted to a lower value. Similar results have been obtained in [7] on a 1.5 nm thick layer with a 1.2 µm 2 stress area and a much smaller pulse amplitude and in [8] on a 2.8 nm gate oxide with a 10 µm 2 area. Using eq.…”
Section: B Effect Of Voltage Pulses On the Sion Layersupporting
confidence: 88%
“…The electric field in equation (1) and (2) could thus be simplified to stressed voltage. Another empirical model, known as power-law model [12,13,14], that concerns the voltage dependence of oxide breakdown and the junction breakdown is shown in equation (3):…”
Section: Introductionmentioning
confidence: 99%