2015
DOI: 10.1109/tsm.2015.2477941
|View full text |Cite
|
Sign up to set email alerts
|

Full-Wafer Voltage Contrast Inspection for Detection of BEOL Defects

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 18 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…Wafer surface defect detection has gone through three generations: (1) image processingbased algorithms that align the template image with the wafer image and highlight the defect area by difference operation [2][3][4][5]; (2) machine learning (ML)-based algorithms that utilize the machine learning algorithm to classify the defect area [6][7][8]; (3) deep learningbased algorithms that apply a deep convolutional neural network for classification and localization [9][10][11][12][13].…”
Section: Introductionmentioning
confidence: 99%
“…Wafer surface defect detection has gone through three generations: (1) image processingbased algorithms that align the template image with the wafer image and highlight the defect area by difference operation [2][3][4][5]; (2) machine learning (ML)-based algorithms that utilize the machine learning algorithm to classify the defect area [6][7][8]; (3) deep learningbased algorithms that apply a deep convolutional neural network for classification and localization [9][10][11][12][13].…”
Section: Introductionmentioning
confidence: 99%
“…Early wafer surface defect detection methods were mainly based on image processing technology [4][5][6][7]. In these methods, through the difference between a template image without defects and an image to be tested, each defect area is obtained using the threshold segmentation method, and the texture and shape features of the defect areas are extracted.…”
Section: Introductionmentioning
confidence: 99%