2009
DOI: 10.1109/led.2009.2015900
|View full text |Cite
|
Sign up to set email alerts
|

Fully Depleted UTB and Trigate N-Channel MOSFETs Featuring Low-Temperature PtSi Schottky-Barrier Contacts With Dopant Segregation

Abstract: Schottky-barrier source/drain (SB-S/D) presents a promising solution to reducing parasitic resistance for device architectures such as fully depleted UTB, trigate, or FinFET. In this letter, a low-temperature process (≤ 700 • C) with PtSi-based S/D is examined for the fabrication of n-type UTB and trigate FETs on SOI substrate (t Si = 30 nm). Dopant segregation with As was used to achieve the n-type behavior at implantation doses of 1 · 10 15 and 5 · 10 15 cm −2 . Similar results were found for UTB devices wit… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2011
2011
2020
2020

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 16 publications
(2 citation statements)
references
References 19 publications
0
2
0
Order By: Relevance
“…A Monte Carlo simulation analysis of gate and drain current noise under saturation conditions showed the influence of the barrier height in particular on the drain current noise [4]. For the devices investigated here a small barrier of about 0.15 eV, to the conduction and valence band respectively, was achieved, resulting in excellent IVcharacteristics for both n-channel and p-channel devices [5].…”
Section: Introductionmentioning
confidence: 81%
“…A Monte Carlo simulation analysis of gate and drain current noise under saturation conditions showed the influence of the barrier height in particular on the drain current noise [4]. For the devices investigated here a small barrier of about 0.15 eV, to the conduction and valence band respectively, was achieved, resulting in excellent IVcharacteristics for both n-channel and p-channel devices [5].…”
Section: Introductionmentioning
confidence: 81%
“…SOI-based devices having fin-shaped [2], ultra-thin-body [3], or gate-all-around [4] channel regions attain great scalability without short channel degradation. Meanwhile, dopant-segregated SOI MOSFETs have been considered as one of the promising candidates due to their several advantages over the planar bulk MOSFETs: low Schottky barrier height (SBH) at the silicide/semiconductor interface, possibility of low-temperature process, and nearabrupt junction formation [5][6][7][8][9]. Not only MOSFETs but also tunneling FETs also utilize abrupt doping profile to enhance the band-to-band tunneling transport at the source/channel junction [10,11].…”
Section: Introductionmentioning
confidence: 99%