2009
DOI: 10.1088/0268-1242/25/1/015005
|View full text |Cite
|
Sign up to set email alerts
|

GaAs metal-oxide-semiconductor devices with a complex gate oxide composed of SiO2and GaAs oxide grown using a photoelectrochemical oxidation method

Abstract: In this study, a SiO 2 /GaAs oxide bi-layer layer was used as the gate oxide in GaAs-based metal-oxide-semiconductor (MOS) devices. The GaAs oxide layer of the bi-layer layer was directly formed on the GaAs surface by using the photoelectrochemical (PEC) oxidation method. Some samples were thermally treated at 200 • C and 300 • C in O 2 ambience for 30 min. The surface state density of the oxide/GaAs interface with and without GaAs oxide thermal treatment was 7.2 × 10 11 and 7.9 × 10 11 cm −2 eV −1 , respectiv… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
3
0

Year Published

2012
2012
2015
2015

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 13 publications
0
3
0
Order By: Relevance
“…They are prepared by metal-organic chemical vapor deposition (MOCVD) or molecular-beam epitaxy (MBE). At the preparation of InGaAs channel MOSHFET devices, a broad range of gate dielectrics can be applied, e.g., "classical" insulators such as SiO 2 , 4 SiN, 5 as well as high-j ZrO 2 , 6 HfAlO, 7 and Ga-and Gd-based oxides. 2,6,8 However, Al 2 O 3 seems to be preferable since recently.…”
mentioning
confidence: 99%
“…They are prepared by metal-organic chemical vapor deposition (MOCVD) or molecular-beam epitaxy (MBE). At the preparation of InGaAs channel MOSHFET devices, a broad range of gate dielectrics can be applied, e.g., "classical" insulators such as SiO 2 , 4 SiN, 5 as well as high-j ZrO 2 , 6 HfAlO, 7 and Ga-and Gd-based oxides. 2,6,8 However, Al 2 O 3 seems to be preferable since recently.…”
mentioning
confidence: 99%
“…Therefore, the realization of effective MOS structures was hindered. However, recent studies show that an application of suitable gate insulator and passivation allows us to suppress the density of defects, as reported on MOS capacitors and heterostructure field-effect transistors (MOSHFETs) [4][5][6][7][8][9][10][11][12][13][14][15]. Description 'III-V based MOS' is usually used for devices with an InGaAs channel, in contradiction to GaN channel devices.…”
Section: Introductionmentioning
confidence: 99%
“…Mostly these methods are applied in the form of an ex situ process, i.e. the device structure is contacted with air before an insulator is deposited [4][5][6][7][8][9][10]. Such a procedure enables us to create uncontrollable high density of interfacial defect states which might cause a degradation 0268-1242/12/115002+05$33.00 of the MOS device performance.…”
Section: Introductionmentioning
confidence: 99%