2021 IEEE International Future Energy Electronics Conference (IFEEC) 2021
DOI: 10.1109/ifeec53238.2021.9661805
|View full text |Cite
|
Sign up to set email alerts
|

Gate Drive Circuit Configuration for Current Balancing of SiC MOSFETs Connected in Parallel

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2023
2023

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…When the duration of MOSFET operation in an active mode increases, the drain current of the MOSFET also increases. Consequently, an increase in the duty cycle results in a corresponding increase in the drain current, while a decrease in the duty cycle leads to a decrease in the drain current 21,32,[36][37][38][39][40]. Reference 34) explains that the correlation between the PWM duty cycle and Id (drain current) can be calculated by considering the internal characteristics of each MOSFET, as shown in Eq.…”
Section: Operation Principles and Methodsmentioning
confidence: 99%
“…When the duration of MOSFET operation in an active mode increases, the drain current of the MOSFET also increases. Consequently, an increase in the duty cycle results in a corresponding increase in the drain current, while a decrease in the duty cycle leads to a decrease in the drain current 21,32,[36][37][38][39][40]. Reference 34) explains that the correlation between the PWM duty cycle and Id (drain current) can be calculated by considering the internal characteristics of each MOSFET, as shown in Eq.…”
Section: Operation Principles and Methodsmentioning
confidence: 99%