2023
DOI: 10.1007/s11664-023-10862-4
|View full text |Cite
|
Sign up to set email alerts
|

Gate Engineered Ferroelectric Junctionless BioFET for Label-Free Detection of Biomolecules

Snehlata Yadav,
Sonam Rewari,
Rajeshwari Pandey
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 34 publications
0
1
0
Order By: Relevance
“…Having benchmarked the baseline FDSOI device, in this section, we firstly quantify the effect of immobilizing the biomolecules directly on the silicon surface inside the drain-side spacer region [52,53], in terms of the baseline device electrostatic parameters, where the height of the cavity filling by the biomolecules is dependent on the thickness of the DE gate stack. Figure 3 shows the correlation between the filling of the cavity (with respect to the height of the raised source/drain) and the thickness of the gate stack, where the impact of variations in the amount of filling and the nature of the biomolecule (different permittivities) is reflected in the gate capacitance (C gg ) of the baseline FDSOI device, as shown in figure 4.…”
Section: Baseline Fdsoi Device Sensitivity Analysismentioning
confidence: 99%
“…Having benchmarked the baseline FDSOI device, in this section, we firstly quantify the effect of immobilizing the biomolecules directly on the silicon surface inside the drain-side spacer region [52,53], in terms of the baseline device electrostatic parameters, where the height of the cavity filling by the biomolecules is dependent on the thickness of the DE gate stack. Figure 3 shows the correlation between the filling of the cavity (with respect to the height of the raised source/drain) and the thickness of the gate stack, where the impact of variations in the amount of filling and the nature of the biomolecule (different permittivities) is reflected in the gate capacitance (C gg ) of the baseline FDSOI device, as shown in figure 4.…”
Section: Baseline Fdsoi Device Sensitivity Analysismentioning
confidence: 99%