2017
DOI: 10.7567/jjap.57.010101
|View full text |Cite
|
Sign up to set email alerts
|

Germanium CMOS potential from material and process perspectives: Be more positive about germanium

Abstract: CMOS miniaturization is now approaching the sub-10 nm level, and further downscaling is expected. This size scaling will end sooner or later, however, because the typical size is approaching the atomic distance level in crystalline Si. In addition, it is said that electron transport in FETs is ballistic or nearly ballistic, which means that the injection velocity at the virtual source is a physical parameter relevant for estimating the driving current. Channel-materials with higher carrier mobility than Si are… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

6
119
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 147 publications
(125 citation statements)
references
References 206 publications
6
119
0
Order By: Relevance
“…Ge has attracted attention as the most promising candidate for next-generation material because it has a higher carrier mobility than Si for both electrons and holes and is compatible with conventional Si processing 1 – 3 . Effective mobilities in Ge metal-oxide-semiconductor field-effect transistors (MOSFETs) have exceeded those in Si-MOSFETs because of the development of device technologies including gate stacks 4 – 8 . In addition, Ge has a lower crystallization temperature and grain-boundary potential than Si 9 – 12 .…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Ge has attracted attention as the most promising candidate for next-generation material because it has a higher carrier mobility than Si for both electrons and holes and is compatible with conventional Si processing 1 – 3 . Effective mobilities in Ge metal-oxide-semiconductor field-effect transistors (MOSFETs) have exceeded those in Si-MOSFETs because of the development of device technologies including gate stacks 4 – 8 . In addition, Ge has a lower crystallization temperature and grain-boundary potential than Si 9 – 12 .…”
Section: Introductionmentioning
confidence: 99%
“…By using these techniques, Ge-TFTs have been fabricated on thermally oxidized Si 21 , 26 , 27 , glass 28 – 31 , and even flexible substrates 22 , 32 . Since gate stack technology for Ge has developed sufficiently 8 , recent Ge-TFTs performance is limited by the properties of the poly-Ge thin film itself 21 , 22 , 26 – 32 . Some of these TFTs exhibited effective hole mobilities greater than 100 cm 2 /V s 22 , 26 , 28 .…”
Section: Introductionmentioning
confidence: 99%
“…Ge complementary metal-oxide-semiconductors (CMOSs) are expected to be promising for scaling beyond the Si-CMOS limit because Ge has a higher carrier mobility than Si for both electrons and holes and is compatible with conventional Si processing. [1][2][3][4] For both p and n channels, effective mobilities in Ge MOS field-effect transistors (MOSFETs) have exceeded those in Si-MOSFETs because of the development of device technologies including gate stacks. [4][5][6][7][8] The most promising usage of such high-performance Ge-CMOS is to integrate it into Si large-scale integrated circuits (LSIs) or flat-panel displays.…”
mentioning
confidence: 99%
“…[1][2][3][4] For both p and n channels, effective mobilities in Ge MOS field-effect transistors (MOSFETs) have exceeded those in Si-MOSFETs because of the development of device technologies including gate stacks. [4][5][6][7][8] The most promising usage of such high-performance Ge-CMOS is to integrate it into Si large-scale integrated circuits (LSIs) or flat-panel displays. To achieve this, low-temperature Ge-on-insulator (GOI) technology has been developed, including solid-phase crystallization (SPC), [9][10][11][12][13] laser annealing, [14][15][16][17][18] chemical vapor deposition, 19,20 flash-lamp annealing, 21 the seed layer technique, 22 and metal-induced crystallization.…”
mentioning
confidence: 99%
“…To our knowledge, this is the first demonstration of a hole-selective contact made with a TMO on an n-type semiconductor different than c-Si. Thus, it might open the door to new device architectures, not only for PV applications, but also in photonics and CMOS electronics, where the integration of TMOs is being investigated (Sanchez et al 2016), along with the use of different semiconductors having higher carrier mobilities and extended spectral response than c-Si, such as Ge (Reboud et al 2017;Toriumi and Nishimura 2017).…”
mentioning
confidence: 99%