GPU-Accelerated implementation of a genetically optimized image encryption algorithm

Abstract

This paper presents a GPU-accelerated implementation of an image encryption algorithm. The algorithm uses the concepts of a modified XOR cipher to encrypt and decrypt the images, with an encryption pad, generated using the shared secret key and some initialization vectors. It uses a genetically optimized pseudo-random generator that outputs a stream of random bytes of the specified length. The proposed algorithm is subjected to a number of theoretical, experimental, and mathematical analyses, to examine its performance and security against a number of possible attacks, using the following metrics - histogram analysis, correlation analysis, information entropy analysis, NPCR and UACI. The performance analysis carried out shows an average speedup-ratio of 3.489 for encryption, and 4.055 for decryption operation, between the serial and parallel implementations using GPU. The algorithm aims to provide better performance benchmarks, which can significantly improve the experience in the relevant use-cases, like real-time media applications.

Image Encryption and Decryption Using Vigenere Cipher with Compute Unified Device Architecture (CUDA)

“…Proses enkripsi membutuhkan waktu kurang dari 0,2 detik, sementara dekripsi 0,19 detik. Bharadwaj, Banu, Madiajagan, Ghalib, Castillo, dan Shankar [8] melakukan implementasi image encryption dengan akselerasi GPU. Algoritma yang digunakan adalah modifikasi XOR Cipher.…”

Performance evaluation of spatial fuzzy C-means clustering algorithm on GPU for image segmentation

“…In addition, Compute Unified Device Architecture (CUDA) programming environment provides an exceptional foundation for programmers to efficiently use NVIDIA(R) GPUs [ 41 ]. For instance, many image and signal processing applications, and heuristic optimization method such as (Smith-Waterman algorithm, genetic quantum algorithm, simulated annealing, particle swarm and the solution of differential equation) are few examples that have been implemented successfully using CUDA [ 4 , 12 , 37 , 53 ].…”