Graph Modeling for Static Timing Analysis at Transistor Level in Nano-Scale CMOS Circuits

Abstract

<p class="MsoNormal" style="text-align:justify;"> <span lang="EN-US">The development and the revolution of nanotechnology require more and effective methods to accurately estimating the timing analysis for any CMOS transistor level circuit. Many researches attempted to resolve the timing analysis, but the best method found till the moment is the Static Timing Analysis (STA). It is considered the best solution because of its accuracy and fast run time. Transistor level models are mandatory required for the best estimating methods, since these take into consideration all analysis scenarios to overcome problems of multiple-input switching, false paths and high stacks that are found in classic CMOS gates.</span><span lang="EN-US"> </span><span lang="EN-US">In this paper, transistor level graph model is proposed to describe the be</span><span lang="EN-US">havior of CMOS circuits under predictive Nanotechnology SPICE parameters. This model represents the transistor in the CMOS circuit as nodes in the graph regardless of its positions in the gates to accurately estimating the timing analy</span><span lang="EN-US">sis rather than inaccurate estimating which caused by the false paths at the gate level. Accurate static timing analysis is estimated using the model proposed in this paper. Building on the proposed model and the graph theory concepts, new algorithms are proposed and simulated to compute transistor timing analysis using RC model. Simulation results show the validity of the proposed graph model and its algorithms by using predictive Nano-Technology SPICE parameters for the tested technology.</span><span lang="EN-US"> </span><span lang="EN-US">An important and effective extension has been achieved in this paper for a one that was published in international conference.</span><span lang="EN-US"><o:p></o:p></span> </p