Proceedings of the Great Lakes Symposium on VLSI 2023 2023
DOI: 10.1145/3583781.3590300
|View full text |Cite
|
Sign up to set email alerts
|

Graph Neural Network Assisted Quantum Compilation for Qubit Allocation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
2
1

Relationship

2
1

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…Early quantum computing research was focused on designing quantum hardware [28], instruction set architecture [8], and quantum computer microarchitecture [9], [10], [32], [33]. Afterward, the temporal and spatial noise variation challenges of SC quantum computers were studied to discover mapping and allocation-enhanced compilations to make algorithm execution more robust to diverse errors [20], [21], [22], [31], [46]. Additionally, works such as [18] contribute to the understanding of how noise, fidelity, and computational cost interplay in quantum processing, enriching the broader discourse on quantum system performance.…”
Section: B Related Work On Quantum Sr Estimationmentioning
confidence: 99%
“…Early quantum computing research was focused on designing quantum hardware [28], instruction set architecture [8], and quantum computer microarchitecture [9], [10], [32], [33]. Afterward, the temporal and spatial noise variation challenges of SC quantum computers were studied to discover mapping and allocation-enhanced compilations to make algorithm execution more robust to diverse errors [20], [21], [22], [31], [46]. Additionally, works such as [18] contribute to the understanding of how noise, fidelity, and computational cost interplay in quantum processing, enriching the broader discourse on quantum system performance.…”
Section: B Related Work On Quantum Sr Estimationmentioning
confidence: 99%
“…While this is helpful, it is difficult to extrapolate from smaller to larger sizes due to growing complexity. Other works similarly search the set of possible layouts while guided by fidelity or other success methods [15], [27], [28]. All of these approaches aim to minimize the vulnerability of the circuit through the choice of an initial layout through a variety of different methods.…”
Section: Related Workmentioning
confidence: 99%