2011 IEEE 9th International New Circuits and Systems Conference 2011
DOI: 10.1109/newcas.2011.5981225
|View full text |Cite
|
Sign up to set email alerts
|

Graphical method for the phase noise optimization applied to a 6-GHz fully integrated NMOS differential LC VCO

Abstract: Abstract-This paper describes the design and the optimization in terms of phase noise of a fully integrated NMOS Voltage Controlled Oscillator (VCO) using a 0.25 µm BICMOS SiGe process. A three-dimensional phase noise analysis diagram and a graphical optimization approach is presented to optimize the phase noise of the VCO while satisfying design constraints such as tank amplitude, power dissipation, tuning range and start up conditions. At 2.5 V power supply voltage, the optimized VCO features a simulated pha… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2013
2013
2023
2023

Publication Types

Select...
2
2

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 7 publications
0
3
0
Order By: Relevance
“…Conventional NMOS LC-VCO is modified, which connected tail current with a current source. This tail capacitance can minimize the tail current highfrequency portion and tail node voltage fluctuations [95], [115].…”
Section: A Nmos Cross-coupled Lc Oscillatormentioning
confidence: 99%
“…Conventional NMOS LC-VCO is modified, which connected tail current with a current source. This tail capacitance can minimize the tail current highfrequency portion and tail node voltage fluctuations [95], [115].…”
Section: A Nmos Cross-coupled Lc Oscillatormentioning
confidence: 99%
“…Due to this considerations, the method presented by Hajimiri has been improved by adding a particular technique based on the obtaining of the optimum bias current of the VCO using a three dimensional phase noise representation using a parametric analysis and then, starting from this optimal current, to use the graphical optimization method proposed in [23] and adapted to our 6 GHz NMOS only LC VCO architecture. This process of modelization and optimization of the LC-VCO topology is used in [25] but the LC VCO topology is different from that used in our case which leads to a new modeling of the VCO and a new writing of the equations defining the design constraints.…”
Section: Optimization Approachmentioning
confidence: 99%
“…For the determination of the optimum bias current of the VCO minimizing the phase noise, we exploit the following expression describing the VCO phase noise model (pn) [25].…”
Section: Figure 6 Equivalent Oscillator Modelmentioning
confidence: 99%