2021
DOI: 10.1007/978-981-15-9019-1_50
|View full text |Cite
|
Sign up to set email alerts
|

Hamming Based Multiple Transient Error Correction Code for NoC Interconnect

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 13 publications
0
2
0
Order By: Relevance
“…Group 2 consists of pairs of numbers v 2 between [1, n], such as (1, 2), (1, 3), …, (n − 1, n). Group 3 consists of sets of three numbers v 3 between [1, n], such as (1, 2, 3), (2,3,4)…”
Section: Further Discussionmentioning
confidence: 99%
See 1 more Smart Citation
“…Group 2 consists of pairs of numbers v 2 between [1, n], such as (1, 2), (1, 3), …, (n − 1, n). Group 3 consists of sets of three numbers v 3 between [1, n], such as (1, 2, 3), (2,3,4)…”
Section: Further Discussionmentioning
confidence: 99%
“…In other words, a NoC system is composed of IP cores, network interfaces, routers and global links [ 2,3 ] . Also, the basic Hamming code can be applied to correct errors within NoC interconnects [ 4 ] . Meanwhile, Turbo/LDPC code can take the architecture of multi‐processor System on chip (SoC) and NoC, while the error correction decoder is composed of multiple properly interconnected processing elements.…”
Section: Introductionmentioning
confidence: 99%