2017
DOI: 10.1109/tvlsi.2017.2729081
|View full text |Cite
|
Sign up to set email alerts
|

Handling Physical-Layer Deadlock Caused by Permanent Faults in Quasi-Delay-Insensitive Networks-on-Chip

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 49 publications
0
1
0
Order By: Relevance
“…On the other hand, [ 31 , 32 ] conducted different studies to enhance circuit performance. In addition, some studies focused on analyzing the reliability of delay-insensitive circuits; the authors of [ 33 ] systematically investigated the impact of permanent faults on the QDI NOC (quasi-delay-insensitive networks-on-chip) and proposed new detection and recovery techniques. The application of delay-insensitive coding in high-speed packaged interconnects can effectively increase the interconnect performance and reduce the wiring spacing of interconnects due to its high crosstalk immunity, which is essential for simplifying the design of interconnects.…”
Section: Introductionmentioning
confidence: 99%
“…On the other hand, [ 31 , 32 ] conducted different studies to enhance circuit performance. In addition, some studies focused on analyzing the reliability of delay-insensitive circuits; the authors of [ 33 ] systematically investigated the impact of permanent faults on the QDI NOC (quasi-delay-insensitive networks-on-chip) and proposed new detection and recovery techniques. The application of delay-insensitive coding in high-speed packaged interconnects can effectively increase the interconnect performance and reduce the wiring spacing of interconnects due to its high crosstalk immunity, which is essential for simplifying the design of interconnects.…”
Section: Introductionmentioning
confidence: 99%