Proceedings of the 24th Asia and South Pacific Design Automation Conference 2019
DOI: 10.1145/3287624.3287707
|View full text |Cite
|
Sign up to set email alerts
|

Handling stuck-at-faults in memristor crossbar arrays using matrix transformations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
26
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 35 publications
(26 citation statements)
references
References 15 publications
0
26
0
Order By: Relevance
“…For instance, some works address the problem from a logical/functional perspective, modelling the forward pass in each of the synaptic layers of the DNN simply as a mathematical matrix product between a vector of voltages and a matrix of conductances, which results in a vector of currents. This is the case for the works reported by Zhang et al [55,56] (2019), simulated in C++ and MATLAB. Although such a CPA modelling and simulation platform allows one to deal with large fully connected (FC) and convolutional neural networks (CNNs) (and even more complex ANN architectures, such as the modified VGG-11 comprising 7.66 × 10 6 synapses considered in the work of Xia et al [26] (2017)), this approach is incapable of accounting for the electrical equivalent of the memristor-based CPA.…”
Section: Simulation Platformmentioning
confidence: 81%
See 3 more Smart Citations
“…For instance, some works address the problem from a logical/functional perspective, modelling the forward pass in each of the synaptic layers of the DNN simply as a mathematical matrix product between a vector of voltages and a matrix of conductances, which results in a vector of currents. This is the case for the works reported by Zhang et al [55,56] (2019), simulated in C++ and MATLAB. Although such a CPA modelling and simulation platform allows one to deal with large fully connected (FC) and convolutional neural networks (CNNs) (and even more complex ANN architectures, such as the modified VGG-11 comprising 7.66 × 10 6 synapses considered in the work of Xia et al [26] (2017)), this approach is incapable of accounting for the electrical equivalent of the memristor-based CPA.…”
Section: Simulation Platformmentioning
confidence: 81%
“…In the most unrealistic scenario, RRAM devices are modeled as a resistor of fixed value, which imposes a variety of limitations, perhaps the most important being: (i) such modelling is not capable of capturing the non-linearity of the RRAM devices (especially in the HRS regime), which may result in the under/overestimation of the device current [28]; (ii) it does not account for the SET/RESET transitions. This is the case for the works by Zhang et al [55,56] (2019), Xia et al [22,26] (2017 and 2018), Woo et al [57] (2020), and Yeo et al [59] (2019). As previously mentioned, given these boundary conditions, the most suitable simulation platform is SPICE.…”
Section: Rram Modelsmentioning
confidence: 83%
See 2 more Smart Citations
“…Thus it is hard to directly perform fix against the SA0 cell. We employ the row flipping transformation method proposed by B. Zhang et al [30] to change SA0 errors to SA1 errors effectively. Hence we propose a software and hardware co-design method to reduce the effect of SAF:…”
Section: Resultsmentioning
confidence: 99%