2022
DOI: 10.14778/3554821.3554822
|View full text |Cite
|
Sign up to set email alerts
|

Hardware acceleration of compression and encryption in SAP HANA

Abstract: With the advent of cloud computing, where computational resources are expensive and data movement needs to be secured and minimized, database management systems need to reconsider their architecture to accommodate such requirements. In this paper, we present our analysis, design and evaluation of an FPGA-based hardware accelerator for offloading compression and encryption for SAP HANA, SAP's Software-as-a-Service (SaaS) in-memory database. Firstly, we identify expensive data-transformation operations in the I/… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
8
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
6
2

Relationship

3
5

Authors

Journals

citations
Cited by 14 publications
(8 citation statements)
references
References 50 publications
0
8
0
Order By: Relevance
“…In response to the growing emphasis on network communication encryption, there has been a significant push towards securing most of the network traffic 14 . FPGA-based implementations of AES encryption have demonstrated their effectiveness in this context [10]. By offloading the TLS protocol to the FPGA for AES encryption and decryption, in conjunction with the TCP/IP stack, significant performance gains can be achieved compared to deploying an HTTP server on a CPU.…”
Section: Extending This Workmentioning
confidence: 99%
“…In response to the growing emphasis on network communication encryption, there has been a significant push towards securing most of the network traffic 14 . FPGA-based implementations of AES encryption have demonstrated their effectiveness in this context [10]. By offloading the TLS protocol to the FPGA for AES encryption and decryption, in conjunction with the TCP/IP stack, significant performance gains can be achieved compared to deploying an HTTP server on a CPU.…”
Section: Extending This Workmentioning
confidence: 99%
“…In this configuration, the ability of the FPGA to process data at line rate is used to maximise the bandwidth of the storage and of the network without requiring a conventional CPU. In such configurations, it is also possible to incorporate additional functionality such as compression and encryption to make the system even more efficient [4].…”
Section: Scalabilitymentioning
confidence: 99%
“…There exist studies that are specifically centered around data, such as examining the compression efficiency of text data [32], image data [33,34], and sensor data [35]. On the other hand, several studies concentrate on particular research domains, such as hardware acceleration [36,37], architectural approaches [38], and database design [39]. For instance, Kimura et al examine how compression affects choices of appropriate database design, such as indexes [39].…”
Section: Literature Reviewmentioning
confidence: 99%
“…However, it does not improve read throughput due to the increased decompression overhead for larger blocks. This problem can be addressed using emerging hardware devices such as hardware accelerators [37] or new memory devices called NVM (Non-Volatile Memory) [54] or PM (Persistent Memory) [55]. This paper is interested in how to exploit NVM for compression.…”
Section: Suggestionsmentioning
confidence: 99%