2023
DOI: 10.1007/s11554-023-01324-5
|View full text |Cite
|
Sign up to set email alerts
|

Hardware acceleration of YOLOv7-tiny using high-level synthesis tools

Adib Hosseiny,
Hadi Jahanirad
Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2023
2023
2025
2025

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(2 citation statements)
references
References 27 publications
0
2
0
Order By: Relevance
“…Given the absence of existing literature on FPGA implementation of YOLOv8, we referred to related models such as YOLOv2 [33] and YOLOv7-tiny [27]. We also present the results for the GTX1080Ti (GP102) using the official PyTorch API function val() from [19].…”
Section: Simulation Results a Hardware Simulationmentioning
confidence: 99%
“…Given the absence of existing literature on FPGA implementation of YOLOv8, we referred to related models such as YOLOv2 [33] and YOLOv7-tiny [27]. We also present the results for the GTX1080Ti (GP102) using the official PyTorch API function val() from [19].…”
Section: Simulation Results a Hardware Simulationmentioning
confidence: 99%
“…Furthermore, real-time performance is also highly demanded for traffic object detection algorithms. For example, Adib Hosseiny et al [16] achieved accelerated deployment of the YOLOv7-tiny algorithm on FPGAs using highlevel synthesis (HLS) tools. This method significantly reduced the usage of digital signal processing (DSP) units and flip-flops, achieving remarkable real-time application latency.…”
Section: Introductionmentioning
confidence: 99%