Hardware-aware approach to deep neural network optimization

Li, Hengyi; Meng, Lin

doi:10.1016/j.neucom.2023.126808

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article2

Other2

Book1

Relationship

Self Cite0

Independent5

Authors

Journals

Cited by 8 publications

References 45 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

A Deep Learning-Based Method Facilitates scRNA-seq Cell Type Identification

Wang,

Li,

Han

et al. 2024

Communications in Computer and Information Science

View full text Add to dashboard Cite

A Deep Learning-Based Method Facilitates scRNA-seq Cell Type Identification

Wang,

Li,

Han

et al. 2024

Communications in Computer and Information Science

View full text Add to dashboard Cite

A generic deep learning architecture optimization method for edge device based on start-up latency reduction

Li,

Meng

2024

J Real-Time Image Proc

View full text Add to dashboard Cite

In the promising Artificial Intelligence of Things technology, deep learning algorithms are implemented on edge devices to process data locally. However, high-performance deep learning algorithms are accompanied by increased computation and parameter storage costs, leading to difficulties in implementing huge deep learning algorithms on memory and power constrained edge devices, such as smartphones and drones. Thus various compression methods are proposed, such as channel pruning. According to the analysis of low-level operations on edge devices, existing channel pruning methods have limited effect on latency optimization. Due to data processing operations, the pruned residual blocks still result in significant latency, which hinders real-time processing of CNNs on edge devices. Hence, we propose a generic deep learning architecture optimization method to achieve further acceleration on edge devices. The network is optimized in two stages, Global Constraint and Start-up Latency Reduction, and pruning of both channels and residual blocks is achieved. Optimized networks are evaluated on desktop CPU, FPGA, ARM CPU, and PULP platforms. The experimental results show that the latency is reduced by up to 70.40%, which is 13.63% higher than only applying channel pruning and achieving real-time processing in the edge device.

show abstract