2020
DOI: 10.1063/5.0003527
|View full text |Cite
|
Sign up to set email alerts
|

Hardware implementation and optimization of advanced encryption standard (AES) algorithm based on CCSDS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…Additionally, AES optimized instructions were added to the instruction set of Intel's [15,16]. In [17], the authors proposed an optimization method for AES on FPGA. However, FPGA is considered more powerful than other limited devices.…”
Section: State-of-the-artmentioning
confidence: 99%
“…Additionally, AES optimized instructions were added to the instruction set of Intel's [15,16]. In [17], the authors proposed an optimization method for AES on FPGA. However, FPGA is considered more powerful than other limited devices.…”
Section: State-of-the-artmentioning
confidence: 99%