Hardware Implementation of Symbol Timing Synchronizer in MQAM Systems

Zhang, Yue; Wang, Jian

doi:10.1109/isai.2016.0120

Search citation statements

Order By: Relevance

Paper Sections

Select...

Introduction1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Preprint1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The settling time is moderate. In [8], a symbol timing synchronization method that interpolates the samples at the output of a matched filter to compute the desired time instants has been presented which also has long settling time.…”

Section: Introductionmentioning

confidence: 99%

An Ultra Fast Settling and Low Area Bit Synchronizer Architecture

Ghosh,

Dhar

2023

Preprint

View full text Add to dashboard Cite

<p>The research is focussed on designing a bit synchronizer for wireless sensor node (WSN) applications and specifically Medical Implant Communications Service (MICS) band WSNs. The basic philosophy is that on receiving a 0-1 initial bit transition from the transmitter, the bit synchronizer is activated and it generates a strobe signal at bit time intervals from an initial latency. Two methods for latency calculation has been described. One is off-chip and another is on-chip. The bit synchronizer has ultra fast settling capability, ultra low power consumption and low silicon area. These requirements are a must for bit synchronizers in WSNs. A non-ideal model of a BFSK receiver has been designed in MATLAB and the bit synchronizer operation has been tested. Bit error ratio less than 10<sup>-3 </sup>has been obtained (WSNs have less stringent error ratios).</p>

show abstract

Section: Introductionmentioning

confidence: 99%