ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)
DOI: 10.1109/iccad.2003.1257872
|View full text |Cite
|
Sign up to set email alerts
|

Hardware/software co-testing of embedded memories in complex SOCs

Abstract: Abstract

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…The embedded processor can be found on virtually in any SoC, and reusing the processor for BIST to reduce the area overhead. Processor based BIST and BISR are not a new concept [7,8]. But, to the best of our knowledge there is no processor based embedded flash memory testing available in the published literature.…”
Section: Testing Of Embedded Flash Memorymentioning
confidence: 99%
See 1 more Smart Citation
“…The embedded processor can be found on virtually in any SoC, and reusing the processor for BIST to reduce the area overhead. Processor based BIST and BISR are not a new concept [7,8]. But, to the best of our knowledge there is no processor based embedded flash memory testing available in the published literature.…”
Section: Testing Of Embedded Flash Memorymentioning
confidence: 99%
“…It needs only a low cost ATE to initialize the tests and to analyze final results. In [7], authors described a new BIST method, called hardware/software co-testing for testing embedded memories. However, BIST may introduces excessive power dissipation during testing and area overhead.…”
Section: Introductionmentioning
confidence: 99%