Spintronics XVII 2024
DOI: 10.1117/12.3028292
|View full text |Cite
|
Sign up to set email alerts
|

Harnessing Valley-Spin Hall Effect in WSe2 for Energy-Efficient Logic-Memory Integration

Sumeet K. Gupta,
Karam Cho

Abstract: We present non-volatile memory (NVM) devices based on valley-spin hall effect (VSHE) in monolayer WSe2 and discuss how we utilize their unique properties for logic-memory integration in two applications: (i) compact and low power crossbar arrays capable of performing matrix-vector multiplications for binary neural networks (computing integrated within a memory macro) and (ii) energy-efficient non-volatile flip-flops (NVM integrated in logic) for energy autonomous systems. We discuss the appealing attributes of… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 55 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?