2018
DOI: 10.1109/mdat.2017.2771447
|View full text |Cite
|
Sign up to set email alerts
|

Heterogeneous MPSoCs for Mixed-Criticality Systems: Challenges and Opportunities

Abstract: Abstract-Due to their cost, performance, area, and energy efficiency, MPSoCs offer appealing architecture for emerging mixed criticality systems (MCS) such as driverless cars, smart power grids, and healthcare devices. Furthermore, heterogeneity of MPSoCs presents exceptional opportunities to satisfy the conflicting requirements of MCS. Seizing these opportunities is unattainable without addressing the associated challenges. We focus on four aspects of MCS that we believe are of most importance upon adopting M… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
11
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
4
3
2

Relationship

0
9

Authors

Journals

citations
Cited by 21 publications
(11 citation statements)
references
References 26 publications
0
11
0
Order By: Relevance
“…Nowadays a number of multicore safety devices are available in the market, designed mainly for the automotive domain, compliant with IEC 61508 or ISO 26262 standards up to ASIL D, and potentially applicable to other domains (Pérez et al, 2020). However, when these devices are used to integrate mixed-criticality applications, the certification of systems with independence of execution and predictability are still open research challenges that are aggravated with increasing platform complexity (Hassan, 2018). For this reason, in the last decade there have been extensive research in this direction (Pérez et al, 2020;Martinez et al, 2018) and cer-tification experts and standardization bodies have started to include multicore architectures explicitly in standards and guidelines (e.g., automotive domain specific standard ISO 26262 part 11, AU-TOSAR's guide for multicore systems (AUTOSAR, 2014;Hassan, 2018), Certification Authorities Software Team (CAST)-32A position paper for multicore processors in avionics (CAST, 2016;Agirre et al, 2017)).…”
Section: Related Workmentioning
confidence: 99%
“…Nowadays a number of multicore safety devices are available in the market, designed mainly for the automotive domain, compliant with IEC 61508 or ISO 26262 standards up to ASIL D, and potentially applicable to other domains (Pérez et al, 2020). However, when these devices are used to integrate mixed-criticality applications, the certification of systems with independence of execution and predictability are still open research challenges that are aggravated with increasing platform complexity (Hassan, 2018). For this reason, in the last decade there have been extensive research in this direction (Pérez et al, 2020;Martinez et al, 2018) and cer-tification experts and standardization bodies have started to include multicore architectures explicitly in standards and guidelines (e.g., automotive domain specific standard ISO 26262 part 11, AU-TOSAR's guide for multicore systems (AUTOSAR, 2014;Hassan, 2018), Certification Authorities Software Team (CAST)-32A position paper for multicore processors in avionics (CAST, 2016;Agirre et al, 2017)).…”
Section: Related Workmentioning
confidence: 99%
“…A strict physical partitioning of the on-board network can help protect vehicles against successful attacks, but it is possible only to a certain extent as the ECUs are generally required to exchange data [1]. In fact, the ongoing consolidation of computing resources will even increase the need for on-board connectivity [5]: Future electric/electronic (E/E) architectures are expected to be centralized in the sense that a limited number of powerful processing platforms, often based on a multiprocessor system-on-chip (MPSoC), will tightly integrate a variety of different functions [6]. In the design of such systems, on-chip interconnects should therefore be treated as an integral part of the on-board network.…”
Section: Introductionmentioning
confidence: 99%
“…They integrate multiple processing cores along with memory hierarchies, input/output (I/O) controllers, and similar peripherals on a single chip. Especially heterogeneous MPSoCs, which comprise diverse processing cores, are promising platforms for the cost-, area-, and power-efficient implementation of applications with high performance requirements [1]. Due to the tight integration and the fact that their cores share many of the on-chip resources, however, their use in safety-and security-critical systems is a challenging endeavor.…”
Section: Introductionmentioning
confidence: 99%