Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support

Abstract

One of the biggest advantages of C-Based VLSI design over traditional RT-level design is its ability to automatically generate architectures with different area versus performance characteristics without the need of modifying the original behavioral description. So far previous works have focuses on either pruning the design space or by creating predictive models in combination with different metaheuristics. In this letter, we present a hierarchical method which makes use of modern HLS tool's options to synthesize functions as functional operators in order to explore these separately. Our method therefore explores each function separately and then performs a merging stage in order to obtain the overall dominating results. Moreover our proposed method detects if any changes in the behavioral description have happened between two exploration executions and only explores those functions which have been affected by the source code changes, while the results of the previous exploration are reused, thus enabling for incremental DSE. Results show that our method is very efficient.Index Terms-Design space exploration (DSE), high-level synthesis, incremental exploration.

Development of Multiobjective High-Level Synthesis for FPGAs

“…Concerning the objective function digital noise (as well as area), [64] studied a bitwidth optimization by a divide and conquer algorithm for fixed points. In [65], the authors present a hierarchical DSE method that can speed up the exploration and can also perform incremental DSE avoiding rerunning a full exploration-by an HLS tool-each time that the changes in the source are made, a Cyclic Redundancy Check-(CRC-) based method is used to detect changes at the behavioral description (source code). Pham et al [66] proposed a heuristic based on an access pattern simulator by a LADG to reduce the dimensions of the design space.…”

Low‐cost security aware HLS methodology

“…Moreover, in [16] an approach on spectral techniques and resource surface models for area–delay trade‐off is presented. Besides above, in [17, 18] exploration problem is solved by machine learning algorithms, ‘random forest’ and ‘GA predictive model’. DSE process runs by predictive models without running synthesis for each new configurations during area–delay trade‐off.…”