Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition

Soeken, Mathias; Wille, Robert; Drechsler, Rolf

doi:10.1109/idt.2010.5724427

Cited by 28 publications

(23 citation statements)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In this section, we take 4mod5 from benchmarks as an example to analyze the reversible network delay. First of all, the 4mod5 function is respectively synthesized and optimized by BDD-based synthesis algorithm [12], PDD-based synthesis algorithm [5] and NDD-based synthesis algorithm [5]. Then, we make the reversible logic network got in the first step shown in music line style, respectively shown in Fig.2, Fig.3 and Fig.4.…”

Section: B Reversible Network Delay Analysismentioning

confidence: 99%

See 1 more Smart Citation

The Analysis and Metric Algorithm of Delay in Reversible Network

Haibao

Guan

Cangang

2012

2012 Third International Conference on Digital Manufacturing &Amp; Automation

View full text Add to dashboard Cite

Delay is an important parameter that needs to be considered in the reversible logic designs, but not much work on delay in reversible network has been done at present. This paper presents an algorithm to calculate delay of reversible network. In the process of calculating delay, we not only take the complexity of different logic gates into consideration, but also the relationship between the output delay of the target bits and all inputs delay of the controlled reversible logic gates is considered. We use the algorithm to calculate the delay in reversible logic circuits synthesized and optimized by several different reversible logic synthesis methods. Then we analyze the performance of these reversible logic synthesis methods in delay level. Through the comparative analysis, we prove that these reversible logic synthesis methods for some function in reducing quantum cost have a good effect, but not in delay level. The quantum cost of some reversible logic circuits which have the same function is less, however the delay may not.

show abstract

Section: B Reversible Network Delay Analysismentioning

confidence: 99%

“…Reversible logic synthesis is an important part of the implementation and optimization of the reversible logic circuits. In recent years, dozens methods of reversible logic synthesis are widely recognized [5]. The optimization goal of these specific methods of synthesis is to reduce cost of merit.…”

Section: Introductionmentioning

confidence: 99%

The Analysis and Metric Algorithm of Delay in Reversible Network

Haibao

Guan

Cangang

2012

2012 Third International Conference on Digital Manufacturing &Amp; Automation

View full text Add to dashboard Cite

show abstract

“…(2) The KFDD-based synthesis approach proposed in [6] works on a Kronecker Functional Decision Diagram (KFDD) representing the function to be synthesized. The approach traverses each node of a KFDD in a depth-first manner and stores a cascade for each visited node.…”

Section: B Synthesis Of Reversible Circuitsmentioning

confidence: 99%

“…they do not lose information during the computation and, thus, can avoid power dissipation caused by information loss. Motivated by this, synthesis of reversible circuits became an active research area [4], [5], [6], [7].…”

Section: Introductionmentioning

confidence: 98%

A Synthesis Flow for Sequential Reversible Circuits

Soeken

Wille

Otterstedt

et al. 2012

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

View full text Add to dashboard Cite

In this paper, a synthesis flow for sequential reversible circuits is proposed. In particular, a methodology is introduced which transforms a finite state machine into a Boolean function representing the sequential behavior. Having that, any combinational synthesis approach can be exploited in order to perform the actual synthesis. Heuristics ensure that encodings for the states are applied which keep the costs of the resulting circuits low. Experiments show the applicability of the approach.

show abstract

“…Consequently, smaller circuits may result if these alternative decompositions are applied. This has been investigated in detail in [28] for Kronecker Functional Decision Diagrams [29]. To this end, further substitutions for the respective decompositions have been developed.…”

Section: A Consideration Of Alternative Decompositionsmentioning

confidence: 99%

Synthesis of Reversible Circuits Using Decision Diagrams

Drechsler

Wille

2012

2012 International Symposium on Electronic System Design (ISED)

Self Cite

View full text Add to dashboard Cite

Abstract-Due to its promising applications in domains like quantum computation or low-power design, synthesis of reversible circuits has become an intensely studied topic. However, many synthesis methods are limited by non-scalable function representations like truth tables. As an alternative, synthesis exploiting graph-based representations have been suggested. The underlying structure is a decision diagram (DD) that may vary regarding reduction methods, decomposition rules, or ordering restrictions.In this work, we review the progress of DD-based synthesis. It is shown that dedicated transformation rules can be applied to generate circuits for functions with a large number of inputs. We discuss the effect of different decomposition types or typical DD improvements like complement edges and re-ordering. Furthermore, we describe how DD-based synthesis can be exploited to transfer theoretical results known from decision diagrams into the domain of reversible circuits. Finally, further directions for future work are outlined.

show abstract

Hierarchical synthesis of reversible circuits using positive and negative Davio decomposition

Cited by 28 publications

References 25 publications

The Analysis and Metric Algorithm of Delay in Reversible Network

The Analysis and Metric Algorithm of Delay in Reversible Network

A Synthesis Flow for Sequential Reversible Circuits

Synthesis of Reversible Circuits Using Decision Diagrams

Contact Info

Product

Resources

About