High linearity silicon carbide detectors for medical applications

Mohamed, N. S.; Wright, N. G.; Horsfall, Alton B.

doi:10.1109/nssmic.2016.8069940

Cited by 3 publications

(1 citation statement)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…High resolution analog-to-digital converters (ADCs) have been widely used in the medical imaging, radar and high precision industrial control, where it exists a pressing need for power efficient ADCs operating at tens of mega-samples per second (MSPS) [1][2][3]. The successive approximation register (SAR) ADCs have an advantage of power efficiency because of their simple configuration and digitally oriented character that utilize high-speed and low-power CMOS process [4].…”

Section: Introductionmentioning

confidence: 99%

Modeling of High-Resolution Data Converter: Two-Step Pipelined-SAR ADC based on ISDM

Gao

Sun

et al. 2020

Electronics

View full text Add to dashboard Cite

The features of high-resolution and high-bandwidth are in an increasing demand considering to the wide range application fields based on high performance data converters. In this paper, a modeling of high-resolution hybrid analog-to-digital converter (ADC) is proposed to meet those requirements, and a 16-bit two-step pipelined successive approximation register (SAR) analog-to-digital converter (ADC) with first-order continuous-time incremental sigma-delta modulator (ISDM) assisted is presented to verify this modeling. The combination of high-bandwidth two-step pipelined-SAR ADC with low noise ISDM and background comparator offset calibration can achieve higher signal-to-noise ratio (SNR) without sacrificing the speed and plenty of hardware. The usage of a sub-ranging scheme consists of a coarse SAR ADC followed by an fine ISDM, can not only provide better suppression of the noise added in 2nd stage during conversion but also alleviate the demands of comparator’s resolution in both stages for a given power budget, compared with a conventional Pipelined-SAR ADC. At 1.2 V/1.8 V supply, 33.3 MS/s and 16 MHz input sinusoidal signal in the 40 nm complementary metal oxide semiconductor (CMOS) process, the post-layout simulation results show that the proposed hybrid ADC achieves a signal-to-noise distortion ratio (SNDR) and a spurious free dynamic range (SFDR) of 86.3 dB and 102.5 dBc respectively with a total power consumption of 19.2 mW.

show abstract