2018
DOI: 10.1109/jstqe.2018.2827669
|View full text |Cite
|
Sign up to set email alerts
|

High-Performance Back-Illuminated Three-Dimensional Stacked Single-Photon Avalanche Diode Implemented in 45-nm CMOS Technology

Abstract: We present a high-performance back-illuminated three-dimensional stacked single-photon avalanche diode (SPAD), which is implemented in 45-nm CMOS technology for the first time. The SPAD is based on a P + /Deep N-well junction with a circular shape, for which N-well is intentionally excluded to achieve a wide depletion region, thus enabling lower tunneling noise and better timing jitter as well as a higher photon detection efficiency and a wider spectrum. In order to prevent premature edge breakdown, a P-type g… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
25
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
7
1
1

Relationship

2
7

Authors

Journals

citations
Cited by 58 publications
(25 citation statements)
references
References 17 publications
0
25
0
Order By: Relevance
“…The SPAD in this design stands as one of the best CMOS SPADs in terms of DCR, yield and PDP so far reported [ 19 , 20 , 21 , 22 , 23 ]. The breakdown voltage was measured at 22 V. DCR measurement at 5 V excess bias voltage of the whole array is shown in Figure 9 , where the median value is 113 cps with an active area of 231 μm 2 , which corresponds to a DCR density of 0.49 cps/μm 2 at the temperature of 20 °C.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…The SPAD in this design stands as one of the best CMOS SPADs in terms of DCR, yield and PDP so far reported [ 19 , 20 , 21 , 22 , 23 ]. The breakdown voltage was measured at 22 V. DCR measurement at 5 V excess bias voltage of the whole array is shown in Figure 9 , where the median value is 113 cps with an active area of 231 μm 2 , which corresponds to a DCR density of 0.49 cps/μm 2 at the temperature of 20 °C.…”
Section: Measurement Resultsmentioning
confidence: 99%
“…The prototype was fabricated using a 3D-stacked CMOS technology [ 35 ], as sketched in Figure 14 . The 64 ROs were arranged in an matrix, only on the bottom tier, which used low-power, 4 metal (3 thin + 1 thick) 65 nm TSMC technology, with 1.2 V core supply.…”
Section: Resultsmentioning
confidence: 99%
“…Although such conditions existed, it did not affect the synchronization and the noise filtering technique proposed here, which was proved by the phase noise and jitter under “coupled” mode. Nevertheless, the integrated RMS jitter reduction, from about 40 ps to less than 9 ps, was enough for our application, which contained other sources of noise (e.g., SPAD timing jitter [ 35 ]) that were much higher.…”
Section: Resultsmentioning
confidence: 99%
“…Through improved backside thinning and a deep n-well SPAD structure, the SPAD achieved a PDE of 22% at 630 nm and an SPTR of 95 ps FWHM. Their most recent BSI 3D PDCs have been developed in a TSMC 45 nm/65 nm technology [ 92 , 93 ]. The top layer includes an SPAD array and the bottom layer is composed of an array of QCs, a shared TDC and data processing.…”
Section: Review Of 3d Pdcmentioning
confidence: 99%