IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest. 2005
DOI: 10.1109/iedm.2005.1609314
|View full text |Cite
|
Sign up to set email alerts
|

High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
24
0

Year Published

2007
2007
2013
2013

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 37 publications
(24 citation statements)
references
References 5 publications
0
24
0
Order By: Relevance
“…15a-c, respectively. It is assumed that the process integration of each generation is based on that of Toshiba's CMOS platform; CMOS5 [20], CMOS6 [21], and CMOS7. It is important to note that the thickness of the gate oxide, the silicon, and the buried oxide must be shrunk in order to keep the signal constant as the operation voltage is reduced.…”
Section: Estimation Of the Scalability Of Fbcmentioning
confidence: 99%
“…15a-c, respectively. It is assumed that the process integration of each generation is based on that of Toshiba's CMOS platform; CMOS5 [20], CMOS6 [21], and CMOS7. It is important to note that the thickness of the gate oxide, the silicon, and the buried oxide must be shrunk in order to keep the signal constant as the operation voltage is reduced.…”
Section: Estimation Of the Scalability Of Fbcmentioning
confidence: 99%
“…Bitline leakage from unaccessed cells in SRAM bitlines has been recognized as the major cause of read failure in low voltage SRAMs [6]. Fig.…”
Section: Bitline Leakage Problemmentioning
confidence: 99%
“…For the success of the aggressive scaling, it is indispensable to implement MOSFET performance booster techniques such as high stress contact-etch-stop-layer and eSiGe [6]. However, these boosters also have an impact on leakage current, which is not covered in most of the previous publications.…”
Section: Introductionmentioning
confidence: 95%
See 1 more Smart Citation
“…To accomodate this increase in density, lithographic manufacturing tool costs escalated from $10,000 to $35 million, contributing to the $300 billion industry worldwide 2 . This has increased the cost per transistor several orders of magnitude 3,4 .…”
Section: I1 Fundamental Limits To Integrated Circuit Growthmentioning
confidence: 99%