2013
DOI: 10.3788/yjyxs20132804.0620
|View full text |Cite
|
Sign up to set email alerts
|

High Speed Real-Time Multiport Image Processing System Realized on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2014
2014

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse [5]. The output images are divided into frames, which are further divided into lines.…”
Section: A Circuit Design Of Mt9p031 and Fpga Configurationmentioning
confidence: 99%
“…The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse [5]. The output images are divided into frames, which are further divided into lines.…”
Section: A Circuit Design Of Mt9p031 and Fpga Configurationmentioning
confidence: 99%