2016 International Conference on Field-Programmable Technology (FPT) 2016
DOI: 10.1109/fpt.2016.7929431
|View full text |Cite
|
Sign up to set email alerts
|

High-speed regular expression matching with pipelined automata

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
16
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(16 citation statements)
references
References 19 publications
0
16
0
Order By: Relevance
“…Several works alleviate this disadvantage of NFAs by exploiting reconfigurability and fine-grained parallelism of FPGAs, allowing one to process one character per clock cycle (e.g. [3][4][5]15,16,19,20]).…”
Section: Related Workmentioning
confidence: 99%
“…Several works alleviate this disadvantage of NFAs by exploiting reconfigurability and fine-grained parallelism of FPGAs, allowing one to process one character per clock cycle (e.g. [3][4][5]15,16,19,20]).…”
Section: Related Workmentioning
confidence: 99%
“…Becchi and Crowley [15] introduced a multi-striding technique, which is widely used to increase the throughput of many NFA-based RE matching architectures. Multi-striding alone, however, cannot increase the processing speed to 100 Gbps because with the length of the stride, the NFA grows rapidly, and the frequency drops dramatically [8].…”
Section: Related Workmentioning
confidence: 99%
“…They provide high computing power and flexibility for network traffic processing, and they are increasingly being used in data centers [6], [7] for this purpose. The flexibility of FPGAs allows them to match REs at speeds over 100 Gbps [8]. Such high speeds, however, put excessive demands on the resources of FPGAs.…”
Section: Introductionmentioning
confidence: 99%
“…Related Work. Hardware acceleration for regex matching at the line rate is an intensively studied technology that uses general-purpose hardware [6][7][8][9][10][11][12][13][14] as well as FPGAs [3][4][5][15][16][17][18][19][20]. Most of the works focus on DFA implementation and optimization techniques.…”
Section: Introductionmentioning
confidence: 99%
“…Several works alleviate this disadvantage of NFAs by exploiting reconfigurability and fine-grained parallelism of FPGAs, allowing one to process one character per clock cycle (e.g. [3][4][5]15,16,19,20]).…”
Section: Introductionmentioning
confidence: 99%