High-Speed ZVS-ZCS Soft-Switching CMOS Bridge Drivers for a DC-DC Fully Integrated Voltage Regulator (FIVR) operating at 100-320MHz on 22nm process node

Schrom, G.; Vunnam, Ravi Sankar; Makala, Sarath; Lyakhov, Alexander S.

doi:10.1109/apec.2019.8722229

Cited by 9 publications

(4 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…According to (15), the quality factor depends on the cross-section perimeter, φ, coil turn, N, and T. For φ and N, the quality factor increases monotonically with them. For T, the function-related T in Q is defined as ( )…”

Section: Windingmentioning

confidence: 99%

“…The PwrSoC integrates all components on a single die, which achieves the highest integration level [12][13][14]. The integrated on-chip power supply can be placed as near to the load as possible, which reduces the transmission loss in power lines [15]. However, with a low on-chip inductance, the switching frequency usually increases above 100 MHz to reduce ripples.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Technical Reviews of Power Loss Optimization in High-Frequency PSiPs—In Relation to Power Switches and Power Inductors

Wang,

Zhang,

et al. 2023

Applied Sciences

View full text Add to dashboard Cite

Power losses of switches and inductors are consistent challenges that hinder the development of high-frequency power supply in package (PSiP). This paper investigates the roadmap for power loss optimizations of switches and inductors in high-frequency PSiPs. Firstly, a size and parallel quantity design method to reduce power loss in an integrated Si LDMOSFET is provided with comprehensive consideration of switching frequency and power levels. Secondly, quality factors of different air-core inductors are analyzed with consideration of geometric parameters and skin effect, which provides the winding structure optimization to reduce power losses. The power losses of the integrated Si LDMOSFET and air-core inductors are both reduced to less than 10% of the output power at 1~100 MHz switching frequency and 0.1~10 W power level. Finally, based on the above optimizations, power losses of switches and inductors are calculated with switching frequency and power level. Combining the calculated results, this paper predicts the efficiency boundaries of PSiPs. Upon efficiency normalization with consideration of input and output voltage levels, all the predictions are consistent with the published literature. The efficiency predication error is 1~15% at 1~100 MHz switching frequency and 0.1~10 W power level. The above power loss optimizations improve the efficiency, which provides potential roadmaps for achieving high-frequency PSiPs.

show abstract

Section: Windingmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Technical Reviews of Power Loss Optimization in High-Frequency PSiPs—In Relation to Power Switches and Power Inductors

Wang,

Zhang,

et al. 2023

Applied Sciences

View full text Add to dashboard Cite

show abstract

“…Higher timing resolution also allows reduced dead-time and switching transition time of the switching node, which can reduce P DT and P ST , respectively. On the other hand, the voltage ratings of the thin oxide FET in the advanced technology node is typically around 1V, thus, V IN beyond this voltage requires FETstack power stage [13], [14], [25], [30], [31], [34], [35], [37], [38], [41]- [46], [48]- [50], [67] as shown in Fig. 5.…”

Section: Design Strategy and Basic Circuit Techniquesmentioning

confidence: 99%

Design and Integration of Beyond-10MHz High Switching Frequency DC-DC Converter

Miyaji

2022

IEICE Trans. Electron.

View full text Add to dashboard Cite

There are continuous and strong demands for the DC-DC converter to reduce the size of passive components and increase the system power density. Advances in CMOS processes and GaN FETs enabled the switching frequency of DC-DC converters to be beyond 10MHz. The advancements of 3-D integrated magnetics will further reduce the footprint. In this paper, the overview of beyond-10MHz DC-DC converters will be provided first, and our recent achievements are introduced focusing on 3Dintegration of Fe-based metal composite magnetic core inductor, and GaN FET control designs.

show abstract

“…Apart from that, it also retains the advantage of full-range step-down VCR as the buck converter by grounding the inductor terminal in the two-phase operations, resolving the VCR limitation when compared with [5,6,7,8]. Finally, the employment of zerovoltage-switching (ZVS) [16,17,18,19,20] in the lightload condition can effectively alleviate the hard switching loss and body-diode conduction loss of the HV power transistors, which further improves the light-load efficiency.…”

Section: Voutmentioning

confidence: 99%

A 12V-to-1V switched-capacitor-assisted hybrid converter with dual-path charge conduction and zero-voltage switching

Zhang

Yang

et al. 2021

IEICE Electron. Express

View full text Add to dashboard Cite

This paper proposes a direct 12V-to-1V hybrid converter using a switched-capacitor-assisted (SCA) topology, featuring dual-path output current conduction to lower the inductor current. In contrast to the existing dual-path structures, the proposed topology realizes a high step-down conversion with efficiency improvement in heavy-load conditions. Besides, the converter further achieves an efficiency boost in light-load conditions using zero-voltage switching. Designed in a 180-nm SOI BCD process, the proposed converter regulates an output of 0.7~1.3V from a 12-V input with a peak efficiency of 92%. Under a loading current of 2A, it attains an efficiency over 84% at the 1-V output. Compared with the conventional buck, it achieves an improvement of 9.8% in peak efficiency and 13.6% in maximum-loading efficiency.

show abstract

High-Speed ZVS-ZCS Soft-Switching CMOS Bridge Drivers for a DC-DC Fully Integrated Voltage Regulator (FIVR) operating at 100-320MHz on 22nm process node

Cited by 9 publications

References 10 publications

Technical Reviews of Power Loss Optimization in High-Frequency PSiPs—In Relation to Power Switches and Power Inductors

Technical Reviews of Power Loss Optimization in High-Frequency PSiPs—In Relation to Power Switches and Power Inductors

Design and Integration of Beyond-10MHz High Switching Frequency DC-DC Converter

A 12V-to-1V switched-capacitor-assisted hybrid converter with dual-path charge conduction and zero-voltage switching

Contact Info

Product

Resources

About