On-Chip Training NPU - Algorithm, Architecture and SoC Design 2023
DOI: 10.1007/978-3-031-34237-0_6
|View full text |Cite
|
Sign up to set email alerts
|

HNPU-V1: An Adaptive DNN Training Processor Utilizing Stochastic Dynamic Fixed-Point and Active Bit-Precision Searching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2025
2025
2025
2025

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 20 publications
0
0
0
Order By: Relevance