2019 IFIP/IEEE 27th International Conference on Very Large Scale Integration (VLSI-SoC) 2019
DOI: 10.1109/vlsi-soc.2019.8920351
|View full text |Cite
|
Sign up to set email alerts
|

I/O Buffer Modelling for Power Supplies Noise Induced Jitter under Simultaneous Switching Outputs (SSO)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2

Citation Types

0
1
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 4 publications
0
1
0
Order By: Relevance
“…The numerical analysis of (7) provides the dispersion characteristics of the fundamental passband and first stopband. It can demonstrate a low cutoff frequency.…”
Section: Analytical Methods For Estimation Of Low Cutoff Frequencymentioning
confidence: 99%
See 2 more Smart Citations
“…The numerical analysis of (7) provides the dispersion characteristics of the fundamental passband and first stopband. It can demonstrate a low cutoff frequency.…”
Section: Analytical Methods For Estimation Of Low Cutoff Frequencymentioning
confidence: 99%
“…Considering the typical values of ρSWF, du, and fL of the MDGS-EBG structure in high-speed packages and PCBs, they are extremely small in comparison with c. Consequently, we can assume that cos(βmdu) and sin(βmdu) are approximately equal to 1 and βmdu, respectively, in the right-hand side of (7). With the aforementioned assumptions, a closed-form expression for the low cutoff frequency is derived as follows:…”
Section: Analytical Methods For Estimation Of Low Cutoff Frequencymentioning
confidence: 99%
See 1 more Smart Citation
“…Previous IO buffer-modelling methodologies, which can be classified either based on the equivalent circuit input-output buffer information specification (IBIS) or parametric curve fitting [8,9], have not clearly addressed the PVT corner simulation and its importance in the model's generation steps, worst corner identification, and in the validation of model performance. In fact, the standard multiport behavioral model structure that describes the electrical behaviors of the IO buffer circuit, while considering the PGSV variables [7][8][9], is: Since these supplies are not constant due to high-current switching through the predriver's PDN, therefore, the IBIS model fails to accurately predict the timing distortion originating from V DD , the voltage noise which affects the output eye jitter. Moreover, previous works presented an extended equivalent circuit behavioral model for SiPI simulation in the pre-driver and the driver's last stage [10][11][12].…”
Section: Introductionmentioning
confidence: 99%