2008
DOI: 10.1002/pssc.200776580
|View full text |Cite
|
Sign up to set email alerts
|

Quo Vadis Nanoelectronics?

Abstract: Semiconductor devices continue to be downscaled on a regular basis as technology provides the ability to make smaller dimensions via improved lithography, a process which is known as Moore's Law. However, the driving force for the continued increase in number of devices on a chip is not this reduction in size, but the ability to put more functions on a chip with the same cost per unit area of Si. Nevertheless, it is not clear that our technology for Si devices can continue to work much longer. Here, I will dis… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
3
0

Year Published

2008
2008
2022
2022

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(3 citation statements)
references
References 29 publications
0
3
0
Order By: Relevance
“…1 Then the QWR diode was simulated and the wire capture times fitted to experimental results. We included an additional series resistance of 10 (compared to a diode turn-on resistance of 500-800 ).…”
Section: Solution Proceduresmentioning
confidence: 99%
“…1 Then the QWR diode was simulated and the wire capture times fitted to experimental results. We included an additional series resistance of 10 (compared to a diode turn-on resistance of 500-800 ).…”
Section: Solution Proceduresmentioning
confidence: 99%
“…A properly configured finFET more effectively uses silicon real estate. Consequently, there does not seem to be much of a role for nanowires laid horizontally on the Si surface (11,12). However, nanowires can be grown vertically, and this growth can be initiated on a wide variety of substrates (4).…”
mentioning
confidence: 99%
“…Nanowires have been extensively pursued for the creation of very small semiconductor field-effect transistors and have been predicted to be the solution to many ills as we approach the end of the roadmap and Moore's Law [3]. In these device studies, the nanowires are usually placed horizontal on an oxidized Si surface, and then, source and drain contacts evaporated to create the device.…”
mentioning
confidence: 99%