22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449)
DOI: 10.1109/micro.2003.1253195
|View full text |Cite
|
Sign up to set email alerts
|

IA-32 execution layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium/spl reg/-based systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
91
0
13

Publication Types

Select...
3
3
3

Relationship

0
9

Authors

Journals

citations
Cited by 101 publications
(104 citation statements)
references
References 0 publications
0
91
0
13
Order By: Relevance
“…IA-32 EL [4] and HP Aries [26] both supported the transition to the IA-64 architecture from x86 and PA-RISC respectively. FX!32 [9,17] was similarly used to help migrate x86 applications to the Alpha architecture.…”
Section: Related Workmentioning
confidence: 84%
See 1 more Smart Citation
“…IA-32 EL [4] and HP Aries [26] both supported the transition to the IA-64 architecture from x86 and PA-RISC respectively. FX!32 [9,17] was similarly used to help migrate x86 applications to the Alpha architecture.…”
Section: Related Workmentioning
confidence: 84%
“…While correct, this approach has two significant downsides: not only does it double the translated code size for what is a very common instruction, which impacts memory overhead and instruction cache locality, it also requires a data-dependent addition cycle before each load or store instruction 4 . Note that the same problem also applies to immediateoffset loads and stores: adding an immediate value (up to ±4095 bytes) from a 32-bit base address can still overflow or underflow the 32-bit address space.…”
Section: Speculative Address Generationmentioning
confidence: 99%
“…Many binary translators specialize in migrating the binary from one architecture to another. IA-32EL [4] translates IA-32 code to IA-64 code. There are also some binary translators which perform same ISA translation to help in virtualization, as in the case of VMware GSX, and in optimization, as in the case of Dynamo [3] and Adore [20].…”
Section: Dynamic Binary Optimizationmentioning
confidence: 99%
“…They include Aries [46] for PA-RISC to IA-64, Walkabout [15] for IA-32 to SPARC, IA32 EL [3] for IA-32 to IA-64, Dynamite [35] for IA-32 to MIPS, and many others including QEMU [5] and HDTrans [36]. Having different host and guest architectures, dynamic translation faces some cross target execution challenges that dynamic instrumentation does not have.…”
Section: Related Workmentioning
confidence: 99%