In this paper, an application-specific integrated circuit (ASIC) for 3D, high-frame-rate ultrasound imaging probes is presented. The design is the first to combine element-level, high-voltage (HV) transmitters and analog frontends, subarray beamforming, and in-probe digitization in a scalable fashion for catheter-based probes. The integration challenge is met by a hybrid analog-to-digital converter (ADC), combining an efficient charge-sharing successive-approximation-register (SAR) first stage and a compact single-slope (SS) second stage. Application in large ultrasound imaging arrays is facilitated by directly interfacing the ADC with a charge-domain subarray beamformer, locally calibrating inter-stage gain errors and generating the SAR reference using a power-efficient local reference generator. Additional hardware-sharing between neighboring channels ultimately leads to the lowest reported area and power consumption across miniature ultrasound probe ADCs. A pitchmatched design is further enabled by an efficient split between the core circuitry and a periphery block, the latter including a datalink performing clock-data-recovery (CDR) and timedivision multiplexing (TDM), which leads to a 12-fold total channel-count reduction. A prototype of 8×9 elements was fabricated in TSMC 0.18-µm HV BCD technology and a 2D PZT transducer matrix with a pitch of 160 µm and a center frequency of 6 MHz was manufactured on the chip. The imaging device operates at up to 1000 volumes/s, generates 65-V transmit pulses and has a receive power consumption of only 1.23 mW/element. The functionality has been demonstrated electrically as well as in acoustic and imaging experiments.