Impact of fin thickness and height on read stability / write ability in tri-gate FinFET based SRAM

Lee, Jun-Ha; Jeong, Hong; Yang, Yong Sook; Kim, Jisu; Jung, Seong‐Ook

doi:10.1109/isocc.2012.6406900

2012 International SoC Design Conference (ISOCC) 2012

DOI: 10.1109/isocc.2012.6406900

|View full text |Cite

Impact of fin thickness and height on read stability / write ability in tri-gate FinFET based SRAM

Jun-Ha Lee

Hong Jeong

Yong Sook Yang

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2015

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Techniques to improve read noise margin and write margin for bit-cell of 14nm FINFET node

Zhang

Liu

2015

2015 China Semiconductor Technology International Conference

View full text Add to dashboard Cite

The implementation of FINFET devices in the SRAM cell provides many benefits over that of planar bulk devices. The short channel effect, drive current and mismatch can be better controlled. Several FIN number options among PU(pull up device), PD(pull down device) and PG(pass gate device) can be selected to achieve the good read noise margin and write margin. But in highest-density SRAM cell, in order to minimize the bit-cell area, 3 devices are designed as one FIN only for each. The write margin is suffered deeply by this option unfortunately Some techniques are presented in this paper to increase the yield window of FINFET SRAM with limited FIN number. Some of them are based on process or device performance optimization, such as PG Vt implant, FIN thickness, channel orientation modification, DG device and asymmetrical device, others are based on circuit design, including bit-cell and periphery circuit, such as read or write assist circuit, 8T or lOT cell. With these actions, the better yield window can be achieved. The side effects of these actions are evaluated also, such as the area penalty, complex process and the cost more.

show abstract

Techniques to improve read noise margin and write margin for bit-cell of 14nm FINFET node

Zhang

Liu

2015

2015 China Semiconductor Technology International Conference

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Impact of fin thickness and height on read stability / write ability in tri-gate FinFET based SRAM

Cited by 1 publication

References 17 publications

Techniques to improve read noise margin and write margin for bit-cell of 14nm FINFET node

Techniques to improve read noise margin and write margin for bit-cell of 14nm FINFET node

Contact Info

Product

Resources

About