International Symposium on Signals, Circuits and Systems, 2005. ISSCS 2005.
DOI: 10.1109/isscs.2005.1511297
|View full text |Cite
|
Sign up to set email alerts
|

Impact of oxide thickness on performances of logic circuits: a predictive simulation study

Abstract: di Rende -87036 Rende (CS) ITALY I gate (A) I supply (A) I total (A)Abstract -This paper investigates the role that the gate oxide thickness (Tor) plays on. power and deIay behaviors of logic circuits. Static and dynamic CMOS logic gates have been considered as benchmarks. To extend the predictive simulation study here presented to future technologies, Berkeley Predictive Technology Models (BF'TM) have been used. From a circuit perspective, simulation results showed that the optimal Ton is larger than the nomi… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?