Impact of Stress and Dimension on Nanosheet Deformation during Channel Release of Gate-All-Around Device

Abstract

In this paper, nanosheet deformation during channel release has been investigated and discussed in Gate-All-Around (GAA) transistors. Structures with different source/drain size and stacked Si nanosheet lengths were designed and fabricated. The experiment of channel release showed that the stress caused serious deformation to suspended nanosheets. With the guidance of the experiment result, based on simulation studies using the COMSOL Multiphysics and Sentaurus tools, it is confirmed that the stress applied on the channel from source/drain plays an important role in nanosheet deformation during the fabrication process. The deformation of Si nanosheets would cause a serious degradation of the device performance due to an inability to control the work function of the metal gate. This study proposed that the uniformly stacked GAA nanosheets structure could be successfully demonstrated with suitable channel stress engineering provided by fitting S/D size and an appropriate channel length. The conclusions provide useful guidelines for future stacked GAA transistors’ design and fabrication.

Embedded bioprinted multicellular spheroids modeling pancreatic cancer bioarchitecture towards advanced drug therapy

“…We thus kept the GelMA suspension bath below 20 1C to obtain more viscoplastic conditions before printing, due to its temperature responsiveness and variation in its sol-gel transition properties with temperature, which have been previously reported in many works. 42,43…”

Leakage and Thermal Reliability Optimization of Stacked Nanosheet Field-Effect Transistors with SiC Layers

“…Gate-all-around transistors have been widely studied due to their enhanced gate control capability with the channel surrounded by the gate. Among them, stacked nanosheet field-effect transistors (NSFETs) are regarded as promising candidates to replace FinFET technology thanks to their excellent gate control capabilities, superior current drive capabilities, variable channel widths, and FinFET-compatible processes [6][7][8][9].…”