IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004.
DOI: 10.1109/iedm.2004.1419092
|View full text |Cite
|
Sign up to set email alerts
|

Impact of surface rouglmess on silicon and germanium ultra-thin-body MOSFETs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
12
0

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 23 publications
(12 citation statements)
references
References 0 publications
0
12
0
Order By: Relevance
“…In order to achieve field-effect transistor (FET) gate lengths below 10 nm, transistor channel thicknesses below approximately 2 nm are required to maintain good gate control of the channel and to minimize leakage current. , In such thin films, three-dimensional (3D) semiconductors like Si suffer from surface roughness (SR) effects: SR scattering reduces their mobility by nearly 2 orders of magnitude, and SR fluctuations (coupled with increases of band gap due to quantization effects) can lead to strong variability in threshold voltage. , In contrast, when sufficiently clean, two-dimensional (2D) materials such as graphene and MoS 2 do not have surface roughness and exhibit good electrical mobility that is largely independent of channel thickness. MoS 2 , a transition metal dichalcogenide (TMD), is a semiconductor with good mobility (∼100 cm 2 V –1 s –1 in sub-2 nm thick films) and high on/off FET current ratio (∼10 7 ) near room temperature. Considering the nascent stage of ultra-thin TMD material synthesis and device fabrication, there is great potential for improvement, particularly from the perspective of device transport.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…In order to achieve field-effect transistor (FET) gate lengths below 10 nm, transistor channel thicknesses below approximately 2 nm are required to maintain good gate control of the channel and to minimize leakage current. , In such thin films, three-dimensional (3D) semiconductors like Si suffer from surface roughness (SR) effects: SR scattering reduces their mobility by nearly 2 orders of magnitude, and SR fluctuations (coupled with increases of band gap due to quantization effects) can lead to strong variability in threshold voltage. , In contrast, when sufficiently clean, two-dimensional (2D) materials such as graphene and MoS 2 do not have surface roughness and exhibit good electrical mobility that is largely independent of channel thickness. MoS 2 , a transition metal dichalcogenide (TMD), is a semiconductor with good mobility (∼100 cm 2 V –1 s –1 in sub-2 nm thick films) and high on/off FET current ratio (∼10 7 ) near room temperature. Considering the nascent stage of ultra-thin TMD material synthesis and device fabrication, there is great potential for improvement, particularly from the perspective of device transport.…”
mentioning
confidence: 99%
“…1,2 In such thin films, three-dimensional (3D) semiconductors like Si suffer from surface roughness (SR) effects: SR scattering reduces their mobility by nearly 2 orders of magnitude, 3−8 and SR fluctuations (coupled with increases of band gap due to quantization effects 9 ) can lead to strong variability in threshold voltage. 10,11 In contrast, when sufficiently clean, two-dimensional (2D) materials such as graphene and MoS 2 do not have surface roughness and exhibit good electrical mobility that is largely independent of channel thickness. 12−14 MoS 2 , a transition metal dichalcogenide (TMD), is a semiconductor with good mobility (∼100 cm 2 V −1 s −1 in sub-2 nm thick films) and high on/off FET current ratio (∼10 7 ) near room temperature.…”
mentioning
confidence: 99%
“…20 shows the SR limited hole mobility as a function of body thickness for Si (SOI) and Ge (GOI) channels. The variation of hole mobility is outlined for various surface orientations [19].…”
Section: Fig 17 Electron Mobility In 23-nm Ultra-thin-body Fet Undmentioning
confidence: 99%
“…Also, for sub-10-nm field-effect transistors (FETs), effective gate control is needed. Furthermore, Si suffers from surface roughness (SR) effects that can reduce their charge carrier mobility [ 11 ] and lead to strong variability in threshold voltages [ 12 ]. Encouragingly, in recent years, the introduction of high-k gate dielectrics and metal gates has been successful for improving transistor performance [ 13 ].…”
Section: Introductionmentioning
confidence: 99%