2020
DOI: 10.1109/tcad.2019.2927502
|View full text |Cite
|
Sign up to set email alerts
|

Impact of Thermal Boundary Resistance on the Performance and Scaling of Phase-Change Memory Device

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

2
13
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
9

Relationship

1
8

Authors

Journals

citations
Cited by 15 publications
(15 citation statements)
references
References 26 publications
2
13
0
Order By: Relevance
“…Indeed, improving efficiency in ultrasmall devices may require integrating atomically thin layers, such as graphene or MoS 2 , to act as a thermal barrier between the PCM and electrical contacts [381,382]. Furthermore, the thermal gradient within the cell, as well as the impact of non-Joule heating effects, such as thermoelectric heating, can change substantially as device dimensions shrink, new materials are introduced, and interfacial effects increase in significance [383][384][385][386]. Characterizing and leveraging the thermal transport in small devices will be especially critical to achieving multilevel memory, which requires the ability to precisely and reproducibly control the temperature profile within the PCM cell to modulate the volume fraction of the cell, which is crystallized or amorphized on each write step [387][388][389].…”
Section: Nanoscale Energy Transport In Next-generation Micro-electronic Systemsmentioning
confidence: 99%
“…Indeed, improving efficiency in ultrasmall devices may require integrating atomically thin layers, such as graphene or MoS 2 , to act as a thermal barrier between the PCM and electrical contacts [381,382]. Furthermore, the thermal gradient within the cell, as well as the impact of non-Joule heating effects, such as thermoelectric heating, can change substantially as device dimensions shrink, new materials are introduced, and interfacial effects increase in significance [383][384][385][386]. Characterizing and leveraging the thermal transport in small devices will be especially critical to achieving multilevel memory, which requires the ability to precisely and reproducibly control the temperature profile within the PCM cell to modulate the volume fraction of the cell, which is crystallized or amorphized on each write step [387][388][389].…”
Section: Nanoscale Energy Transport In Next-generation Micro-electronic Systemsmentioning
confidence: 99%
“…The impact of TBR increases in importance with downscaling, shown in past literature [24] (as well as in results below), so it is useful to isolate its impact when comparing with the GT and BM models. Therefore we present two variations of the models, one with α = 0 for all interfaces, denoted 'TBR-absent', and one with non-zero α values denoted 'TBR-present'.…”
Section: The Modelmentioning
confidence: 85%
“…Here, the active portion of the device is shown after removing tungsten and oxide, and the device consists of a top electrode or sinker (TiN), active material (Ge 2 Sb 2 Te 5 , GST), and bottom electrode or heater (TiN). All the dimensions are taken from [24]. The structure consists of active material sandwiched between the heater and sinker.…”
Section: = ( ) Ar Major Axis Minor Axismentioning
confidence: 99%