Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00375)
DOI: 10.1109/fpga.1999.803666
|View full text |Cite
|
Sign up to set email alerts
|

Implementation and evaluation of a prototype reconfigurable router

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
10
0

Publication Types

Select...
3
3
1

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(10 citation statements)
references
References 8 publications
0
10
0
Order By: Relevance
“…This is a consequence of the hardware required to guarantee real-time communications. • In comparison with our work, the router proposed in [13] needs more transistors. This is a consequence of a larger data bus.…”
Section: Related Work and Their Comparison With Our Case Studymentioning
confidence: 67%
See 1 more Smart Citation
“…This is a consequence of the hardware required to guarantee real-time communications. • In comparison with our work, the router proposed in [13] needs more transistors. This is a consequence of a larger data bus.…”
Section: Related Work and Their Comparison With Our Case Studymentioning
confidence: 67%
“…In [13] the authors present an implementation of a prototype reconfigurable router based on FPGAs. The prototype implements IPv4 routing with a throughput of up to 576 Mbps, using a stream-based approach that facilitates dynamic reconfiguration.…”
Section: Related Work and Their Comparison With Our Case Studymentioning
confidence: 99%
“…Such high rates demand that packet forwarding in IP routers must be performed in hardware. The FPGA based cores are reconfigured to take into account changes in the bandwidth demands and routing characteristics [15]. While the FPGA is being reconfigured, all traffic is routed by the hardware logic.…”
Section: Router Design Using Ethernet Packet Processormentioning
confidence: 99%
“…Such high rates demand that packet forwarding in IP routers must be performed in hardware. The FPGA based cores are reconfigured to take into account changes in the bandwidth demands and routing characteristics [15]. While the FPGA is being reconfigured, all traffic is routed by the host software.…”
Section: Router Design Using Ethernet Packet Processormentioning
confidence: 99%