Implementation of Advanced High Performance Bus to Advanced Peripheral Bus Bridge

Manasa, Chinta Sai; Mohan, Navya; Anita, J. P.

doi:10.1007/978-981-19-7402-1_14

Lecture Notes in Networks and Systems

2023

DOI: 10.1007/978-981-19-7402-1_14

|View full text |Cite

Implementation of Advanced High Performance Bus to Advanced Peripheral Bus Bridge

Chinta Sai Manasa¹,

Navya Mohan²,

J. P. Anita³

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2024

Publication Types

Select...

Article1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Generative AI Assertions in UVM-Based System Verilog Functional Verification

Radu,

Dranga,

Dumitrescu

et al. 2024

Systems

View full text Add to dashboard Cite

This paper investigates the potential of leveraging artificial intelligence to automate and optimize the verification process, particularly in generating System Verilog assertions for an Advance Peripheral Bus verification environment using Universal Verification Methodology. Generative artificial intelligence, such as ChatGPT, demonstrated its ability to produce accurate and valuable assertions by employing text-based prompts and image-fed inputs, significantly reducing the required manual effort. This research presents a way of generating System Verilog assertions using the ChatGPT prompt, presenting an image to the Large Language Models, and requesting the assertions needed for the respective protocol. This approach shows the potential for artificial intelligence to revolutionize functional verification by automating complex tasks, ultimately ensuring faster and more reliable System-on-Chip development. The assertions generated by the Large Language Models are integrated into an existing Advance Peripheral Bus verification environment. This process involves running the assertions on a free EDA Playground platform with all three simulators (Cadence Incisive, Mentor Questa, and Synopsys Verilog Compiler Simulator). The main conclusions are that using ChatGPT-4.0 for generating System Verilog assertions significantly reduces the time and effort required for functional verification, demonstrating its potential to enhance efficiency and accuracy in verifying complex System-on-Chip designs.

show abstract

Generative AI Assertions in UVM-Based System Verilog Functional Verification

Radu,

Dranga,

Dumitrescu

et al. 2024

Systems

View full text Add to dashboard Cite

show abstract

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Implementation of Advanced High Performance Bus to Advanced Peripheral Bus Bridge

Cited by 1 publication

References 11 publications

Generative AI Assertions in UVM-Based System Verilog Functional Verification

Generative AI Assertions in UVM-Based System Verilog Functional Verification

Contact Info

Product

Resources

About